Synopsys logo

Senior Staff Engineer (RTL Design & Verification)

Synopsys
Full-time
On-site
Bengaluru, Karnataka
Level - Senior

Role Summary

As a Senior Staff Engineer in RTL Design & Verification, you'll be instrumental in advancing our research and development projects. This position focuses on designing and verifying digital circuits, ensuring they meet the required specifications and standards. Your expertise will significantly contribute to innovative solutions in the engineering domain.

Experience Level

This role requires a senior-level professional with extensive experience in RTL design and verification processes. Candidates should possess a solid foundation in both practical and theoretical aspects of digital circuit design.

Responsibilities

  • Design and verify digital systems and circuits in accordance with project requirements.
  • Collaborate with cross-functional teams to develop robust verification strategies.
  • Utilize advanced tools and methodologies to execute RTL design and verification tasks.
  • Conduct thorough reviews and provide feedback to ensure quality and efficiency of designs.
  • Mentor junior engineers and provide technical guidance within the team.

Requirements

Applicants should hold a strong educational background in Electrical Engineering or a related field, combined with significant hands-on experience in the industry. Proficiency in RTL design tools, experience with SystemVerilog, and a deep understanding of digital design principles are essential. Strong problem-solving skills and the ability to work effectively in a team-oriented environment are crucial.

Education Requirements

Bachelor's or Master's degree in Electrical Engineering or equivalent experience.