Cadence Design Systems logo

Senior Principal C++ Software Engineer

Cadence Design Systems
April 30, 2026
Full-time
On-site
San Jose, California, United States
$154,000 - $286,000 USD yearly
EDA Jobs, Level - Senior

Job Title

Senior Principal C++ Software Engineer

Role Summary

Join the Protium Software Development Team to develop and enhance an FPGA-based prototyping product used for pre-silicon software validation of system-on-chip designs. The role focuses on improving timing quality-of-results (QoR) and the performance of the Protium timing flow.

Work with a small engineering team to design and implement timing graph algorithms and flow optimizations for large-scale timing graphs, and to support the timing engine and overall flow.

Experience Level

Senior — requires substantial industry experience. Posted qualifications indicate 10+ years with a BS, 7+ years with an MS, or 5+ years with a PhD.

Responsibilities

The role involves software design, implementation, optimization, and maintenance for timing-related components and flows.

  • Enhance and maintain the Timing Engine to add and extend features.
  • Improve the Timing Flow to reduce place-and-route compile time and improve performance.
  • Design, tune, and innovate timing graph algorithms operating on multi‑billion‑node graphs.
  • Write specifications and unit tests for delivered code.
  • Collaborate with a small team to integrate changes into the FPGA-based verification platform.

Requirements

Must-have technical skills and experience:

  • Proven experience in EDA software development
  • Strong knowledge of SDC constraints and timing analysis
  • Excellent programming skills in C and C++
  • Experience writing specifications and unit tests

Nice-to-have:

  • Knowledge of Tcl
  • Experience with multi-threaded/concurrent programming
  • Prior experience with emulation or FPGA software development

Education Requirements

Required education/experience combinations stated: BS with a minimum of 10 years' experience, or MS with a minimum of 7 years' experience, or PhD with a minimum of 5 years' experience. No specific field of study was specified and no explicit "equivalent experience" language appears.


About the Company

Company: Cadence Design Systems

Headquarters: San Jose, California, USA

Cadence Design Systems is a global electronic design automation company that provides software, hardware, and intellectual property for designing advanced semiconductor chips. With over 25 years in the industry, Cadence is known for its innovative technology solutions and has been recognized by Fortune Magazine as one of the 100 Best Companies to Work For. The company is dedicated to solving complex technical challenges in order to enable customers to create revolutionary products and experiences.

Cadence Design Systems logo

Date Posted: 2026-04-28