Amazon logo

Senior PD Methodology Engineer

Amazon
Full-time
On-site
Cupertino, California, United States
$183,000 - $247,600 USD yearly
Level - Senior

Role Overview

The Machine Learning Acceleration (MLA) team at Amazon is focused on developing the Inferentia and Trainium SOCs to enhance AI workloads in data centers. As a Senior PD Methodology Engineer, your primary responsibility will involve collaboration with various engineering teams to improve silicon yield and performance.

Position Summary

In this role, you will utilize your extensive background in custom circuit design and analysis, along with system-level thermal and power analysis experience, to tackle significant challenges in silicon technology. Additionally, the role requires both strong technical skills and the ability to work collaboratively across multiple engineering domains.

Experience Level

This position is targeted at experienced professionals with a minimum of 8 years in the ASIC implementation and physical design sectors, particularly those familiar with deep sub-micron nodes (16nm or less).

Key Responsibilities

Your main tasks will include:

  • Designing and implementing custom cells and IP.
  • Developing and running characterization flows for custom IPs.
  • Owning the integration and post-silicon qualification of various IP components.
  • Creating scripts for automation in analysis and reporting.
  • Formulating test plans and performing lab measurements to validate simulation data.
  • Collaborating with teams of engineers to optimize product performance across a variety of projects.

Qualifications

To be a successful candidate, you should possess:

  • A BS degree in Computer Science, Computer Engineering, or a related field.
  • Proficiency in Python, Perl, or other scripting languages.
  • Expertise in circuit analysis tools such as SPICE or SPECTRE.
  • Experience in the sign-off activities like physical verification and timing closure.
  • A solid understanding of circuit-level design principles and transistor technologies in deep sub-micron processes.

Education Requirements

Preferred candidates will have a Master’s degree or Ph.D. in Electrical Engineering or a related discipline.