Synopsys logo

Principal Engineer (STA)

Synopsys
April 24, 2026
On-site
Bengaluru, Karnataka, India
Level - Senior

Role Summary

The Principal Engineer (STA) will be responsible for leading the SOC engineering efforts at Synopsys. This role focuses on static timing analysis within the engineering team, ensuring the design meets timing requirements.

Experience Level

Senior level position.

Responsibilities

Key responsibilities include:

  • Leading static timing analysis for SOC designs.
  • Collaborating with cross-functional teams on design requirements.
  • Mentoring junior engineers and guiding best practices.
  • Ensuring design quality and optimization for performance.

Requirements

Applicants must have the following qualifications:

  • Extensive experience in static timing analysis and digital design.
  • Proficiency in relevant EDA tools for timing verification.
  • Strong problem-solving and analytical skills.

Education Requirements

A Bachelor's or Master's degree in Electrical Engineering, Computer Engineering, or a related technical field is preferred.


About the Company

Company: Synopsys

Headquarters: Mountain View, California, USA

Synopsys is a leading company in electronic design automation (EDA) and semiconductor IP solutions. It provides tools and services for designing and verifying complex semiconductor devices and systems. The company plays a pivotal role in the semiconductor industry, helping engineers innovate and deliver higher-quality products faster. Synopsys is committed to advancing technology standards and offers a range of software and hardware solutions to its clients globally.

Synopsys logo

Date Posted: 2026-04-22