Synopsys logo

Principal Engineer- RTL Design

Synopsys
Full-time
On-site
Noida, Uttar Pradesh, India
Level - Senior

Company Overview

We are a leading provider of electronic design automation (EDA) solutions, focused on advancing the technology that shapes today's electronics. Our team is dedicated to innovation and excellence in the industry.

Role Summary

The Principal Engineer - RTL Design is responsible for leading and executing complex design projects in RTL. This role demands expertise in digital design principles, verification methodologies, and the ability to collaborate effectively with cross-functional teams to deliver high-quality results.

Experience Level

This position is suited for candidates with a Senior level of experience, who possess strong skills in RTL design and a thorough understanding of the design flows in semiconductor development.

Responsibilities

The key responsibilities for this role include:

  • Lead the architecture and design of RTL for complex projects.
  • Work closely with verification teams to ensure robust design systems.
  • Mentor junior engineers and act as a technical resource.
  • Drive projects from conception through implementation effectively.
  • Collaborate with cross-functional teams to meet project milestones.

Requirements

Candidates must meet the following requirements:

  • Bachelor’s or Master’s degree in Electronics Engineering or a related field.
  • Minimum of 5 years of experience in RTL design.
  • Strong knowledge of Verilog/ SystemVerilog and related design tools.
  • Experience working in a team-oriented, collaborative environment.
  • Excellent problem-solving skills and communication abilities.

Education Requirements

A Bachelor’s or Master’s degree in Electronics Engineering or a relevant field is required for this position.