Analog Devices logo

Principal Engineer, Mixed Signal Design Engineering

Analog Devices
August 16, 2026
Full-time
On-site
Dallas, Texas, United States
$185,125 - $250,920 USD yearly
VLSI Design Jobs, Level - Senior

Job Title

Principal Engineer, Mixed Signal Design Engineering

Role Summary

Lead design and delivery of complex analog and mixed-signal circuit blocks for automotive high-speed SerDes products, owning work from concept through production. Responsibilities include transistor-level design, architecture specification, silicon validation, and cross-functional collaboration across digital, packaging, test, and manufacturing teams.

Focus is on performance-critical mixed-signal circuits (equalizers, CDRs, drivers, clock generation) and ensuring robust production yields and signal integrity. May require export licensing approval for applicants who are not U.S. citizens or permanent residents.

Experience Level

Senior level. Requires five (5) years of experience in analog and mixed-signal IC design; Principal title indicates senior/technical leadership responsibilities.

Responsibilities

Deliver and validate high-speed analog/mixed-signal circuit blocks for SerDes systems.

  • Own design, simulation, verification, and documentation of transistor-level circuits through production.
  • Design and optimize equalizers (CTLE/FFE/DFE), CDR loops, high-speed drivers, pre-emphasis/de-emphasis stages, and termination networks.
  • Design and verify clock-generation circuits (VCOs, PLLs, phase interpolators, clock dividers) and oscillators.
  • Define block and system-level architectures for NRZ, PAM-4, and PAM-8 signal chains.
  • Lead physical-layout reviews, parasitic-aware optimization, EM extraction, and post-layout verification.
  • Perform silicon validation, characterization, bench evaluation, automated measurements, and root-cause analysis.
  • Collaborate with digital, verification, packaging, PCB, test, and manufacturing teams to set requirements and production tests.
  • Participate in design reviews and support quality, reliability, and failure analysis efforts.
  • Evaluate advanced packaging and interconnect parasitics and perform high-speed channel modeling.

Requirements

Must-have technical skills and experience for immediate contribution.

  • Five (5) years of experience in analog and mixed-signal IC design (post-degree experience).
  • Proven experience designing and simulating high-speed SerDes-related circuits: equalizers, CDRs, transmitters, and clock generation (VCO/PLL/phase interpolator/dividers).
  • Proficiency in CMOS analog IC design, device behavior, layout considerations, and reliability impacts.
  • Strong transistor-level analysis skills: small- and large-signal analysis, noise, linearity, jitter, and high-frequency effects.
  • Experience with post-silicon debug and characterization using laboratory measurement equipment and automated test setups.
  • Experience addressing package, board, and layout parasitics; electromagnetic simulation of passive structures and signal-integrity considerations.
  • Knowledge of ESD-aware high-speed circuit design and relevant industry standards.
  • Effective collaboration and communication skills for cross-discipline teamwork.

Education Requirements

Master's degree in Electronic Engineering, Electrical Engineering, or a closely related technical discipline (foreign education equivalents accepted). The role also requires five (5) years of experience in analog and mixed-signal IC design.


About the Company

Company: Analog Devices

Headquarters: Norwood, Massachusetts, USA

Analog Devices is a leading global semiconductor company that bridges the physical and digital worlds, enabling breakthroughs at the Intelligent Edge. With a focus on innovation, ADI develops solutions that drive advancements in digitized factories, mobility, and digital healthcare. The company employs around 24,000 people globally and reported revenues exceeding $9 billion in FY24, creating technologies that transform lives across various sectors.

Analog Devices logo

Date Posted: 2026-08-14