Arm logo

Principal Engineer-EMIR -PDN

Arm
Full-time
On-site
Bengaluru, India
Level - Senior

Role Summary

As a Principal Engineer in Arm's Solutions Engineering group, you will be responsible for defining chip design techniques and developing advanced electrical methodology to improve the power, performance, and integration of system-on-chip (SoC) products.

Experience Level

14+ years of proven experience in ASIC Implementation, EM IR, PDN, Physical design, and STA on advanced process nodes.

Responsibilities

  • Develop robust flows and methodologies to support PDN sign-off on the latest SoC technologies.
  • Analyze different Power Management options at platform, package, and die levels.
  • Perform static and dynamic power analysis; assess various workloads and use-case scenarios.
  • Work with sign-off methodologies including static and dynamic power distribution analysis, electro-migration, and ESD analysis.
  • Develop and deploy methodologies to improve implementation efficiency.
  • Support detailed implementation analysis and data mining methodologies.
  • Convert R&D concepts into implementable solutions.
  • Enable partners to achieve optimal quality results.

Requirements

  • Bachelor’s or Master’s degree in Electrical Engineering, Computer Engineering, or a related technical field.
  • 14+ years of experience with ASIC Implementation and physical design flows.
  • Strong problem-solving skills and initiative.
  • Familiarity with the entire IC design flow from RTL to GDS2.
  • Proficient programming and scripting skills (Tcl, Perl, Python, Make).

Education Requirements

Bachelor’s or Master’s degree in Electrical Engineering, Computer Engineering, or other relevant technical fields.