Synopsys logo

Analog Design Sr Engineer

Synopsys
April 15, 2026
Full-time
On-site
Bengaluru, Karnataka, India
Level - Mid-Career

Role Summary

The Analog Design Sr Engineer role involves designing high-performance DDR/HBM memory interface circuits while collaborating with a diverse team of engineers. The mission is to drive innovations in semiconductor technology and enhance product reliability.

Experience Level

Mid-level, requiring 2+ years of hands-on experience in CMOS circuit design.

Responsibilities

Key responsibilities include:

  • Designing DDR/HBM Memory Interface I/O circuits for optimal performance and reliability.
  • Collaborating with various engineering teams to meet design specifications.
  • Executing circuit design tasks focusing on quality and adherence to industry standards.
  • Contributing to ASIC design flow from concept to implementation.
  • Communicating technical insights effectively within the team.
  • Participating in design reviews and optimization activities.

Requirements

Must-have skills and experience:

  • B.Tech/M.Tech degree in Electronics or Electrical Engineering.
  • 2+ years in CMOS circuit design, with deep submicron technology exposure.
  • Proficiency in analog/mixed signal design methodologies.
  • Familiarity with JEDEC DDR interface requirements.
  • Strong problem-solving skills and communication abilities.

Education Requirements

B.Tech/M.Tech degree in Electronics or Electrical Engineering.


About the Company

Company: Synopsys

Headquarters: Mountain View, California, USA

Synopsys is a leading company in electronic design automation (EDA) and semiconductor IP solutions. It provides tools and services for designing and verifying complex semiconductor devices and systems. The company plays a pivotal role in the semiconductor industry, helping engineers innovate and deliver higher-quality products faster. Synopsys is committed to advancing technology standards and offers a range of software and hardware solutions to its clients globally.

Synopsys logo

Date Posted: 2026-04-15