Synopsys logo

Staff/Sr Staff RTL Design Engineer

Synopsys
Full-time
On-site
Bengaluru, Karnataka
Level - Mid-Career

Role Summary

The Staff/Sr Staff RTL Design Engineer will focus on developing register transfer level (RTL) designs for various applications. This role involves both design engineering and collaboration with cross-functional teams to enhance product features and performance.

Experience Level

This position is targeted at individuals with either a senior or experienced profile, requiring expertise in RTL design and relevant engineering practices.

Responsibilities

The primary responsibilities include:

  • Designing, implementing, and verifying RTL for new projects.
  • Collaborating with software and hardware teams to optimize designs.
  • Conducting performance analysis and troubleshooting to enhance existing designs.
  • Participating in design reviews and providing constructive feedback.
  • Staying updated with industry trends and advancements in RTL design.

Requirements

Applicants must meet the following criteria:

  • Proven expertise in RTL design, with experience in system-on-chip (SoC) design.
  • Solid understanding of digital design principles and methodologies.
  • Familiarity with tools such as Verilog, VHDL, and FPGA programming.
  • Strong problem-solving skills and the ability to work effectively within a team.
  • Excellent communication skills and the ability to explain complex concepts clearly.

Education Requirements

A Bachelor’s degree in Electrical Engineering, Computer Engineering, or a related field is required. A Master’s degree is preferred.