Synopsys logo

R&D Engineering Sr. Engineer

Synopsys
Full-time
On-site
Seongnam-si, South Korea
Level - Mid-Career

Job Title

R&D Engineering Sr. Engineer

Role Summary

The role involves developing and deploying verification solutions for System on Chip (SoC) designs. The engineer will leverage expertise in RTL hardware design and verification, utilizing languages such as Verilog and SystemVerilog. Key responsibilities include enhancing SoC performance analysis and providing technical support to customers.

Experience Level

Level - Mid-Career

Responsibilities

  • Developing SoC performance validation flow and components using ZeBu emulator.
  • Creating emulation-based verification IP and solutions using SystemVerilog and C++.
  • Deploying SoC performance GUI analyzer solution on customer SoC designs with ZeBu emulator.
  • Providing technical support and guidance to customers during the deployment of the ZeBu emulator.

Requirements

  • Master's degree in Electrical Engineering or a related field with a minimum of 3+ years of experience.
  • Experience in GUI analyzer using Python language.
  • Proficiency in developing emulation-based verification IP and solutions using SystemVerilog and C++.
  • Proficiency with UNIX and scripting.

Education Requirements

Master's degree in Electrical Engineering or a related field.