Cadence Design Systems logo

Sr. Principal Design Engineer

Cadence Design Systems
May 22, 2026
Full-time
On-site
Hyderabad, Telangana, India
Verification Jobs, Level - Senior

Job Title

Sr. Principal Design Engineer

Role Summary

Lead verification engineer responsible for defining and executing verification strategy for IP, subsystem and SoC/Chiplet projects. Collaborates with architecture, design, and cross-functional teams to deliver verification environments, tests, and closure for complex silicon designs.

Experience Level

Senior β€” requires 12+ years of VLSI industry experience in verification.

Responsibilities

Primary responsibilities include planning, building, and driving verification activities at IP, subsystem and SoC levels.

  • Define verification strategy and lead execution for SoCs and Chiplet-based SoCs.
  • Create verification plans and develop directed and constrained-random tests.
  • Design and implement UVM-based verification environments, bus functional models (BFMs), monitors, checkers, and scoreboards.
  • Drive coverage-driven verification closure and maintain verification metrics.
  • Debug simulation/silicon issues; perform root-cause analysis and triage.
  • Mentor and guide verification engineers to improve team capability and quality.
  • Collaborate with design and architecture teams to resolve functional and integration issues.
  • Contribute to verification reuse and methodology improvements.

Requirements

Must-have technical skills and experience.

  • 12+ years of VLSI verification experience.
  • Strong SystemVerilog and UVM expertise; able to create verification environments using UVM.
  • Experience developing BFMs, monitors, checkers, and scoreboards.
  • Proven experience with coverage-driven verification and closure.
  • Experience with SoC-level verification cycles or complex IP/subsystem verification.
  • Strong debugging and problem-solving skills; capable independent contributor and technical leader.
  • Ability to collaborate across design, architecture, and cross-functional teams.

Nice-to-have: experience with Chiplet-based SoCs and mentoring large verification teams.

Education Requirements

BTech or MTech in Engineering.


About the Company

Company: Cadence Design Systems

Headquarters: San Jose, California, USA

Cadence Design Systems is a global electronic design automation company that provides software, hardware, and intellectual property for designing advanced semiconductor chips. With over 25 years in the industry, Cadence is known for its innovative technology solutions and has been recognized by Fortune Magazine as one of the 100 Best Companies to Work For. The company is dedicated to solving complex technical challenges in order to enable customers to create revolutionary products and experiences.

Cadence Design Systems logo

Date Posted: 2026-05-22